

University of Jordan
Faculty of Engineering and Technology
Department of Computer Engineering
Embedded Systems Laboratory 0907334





# Experiment 8: ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE



# **Objectives**

❖ To familiarize you with the built-in A/D hardware module.

## **Pre-lab requirements**

Review the PIC16F877A datasheet section on the AD module.

Appendix A quickly reviews the AD module

#### **Overview**

An analog to digital converter converts analog voltages to digital information that can be used by a computer. In almost in all digital systems, there is a frequent need to convert analog signals generated by peripheral devices such as microphones, sensors, and etc. into digital values that can be stored and processed. As an example, temperature and brightness are changing continuously. This experiment will focus on A/D conversion by using the PIC16F877A Analog-To-Digital Converter.

#### The idea behind the code

Select RAO as input connected to potentiometer, get the result of a A/D conversion, convert the result into the BCD format and finally the result (the only low 8 bits) will be displayed on three 7-segment displays, The 7 segments display will use Time Division Multiplexing to display a 3-digit values.


## A Detailed View of the Interworking of the System

Based on the above discussion, we will further elaborate how this system works.

- 1. Initially, the system should be initialized as follows:
  - We need to connect an analogue signal to the PIC, we shall use either one of PORTA or PORTE, since both offer analogue input interfacing to the PIC. We will specify which PORT and which exact pin of the port to be used as analogue or digital through the use of the ADCON1 register. In this experiment we chose RAO as the analogue input (corresponding to channel 0 "ANO" of the AD module)
  - We will configure the AD module as follows, power on the module (set ADON), and choose the analogue channel 0 "ANO" as the analogue input of the AD module by setting CH2, CH1 and CH0 as zeros. We will set the voltage references to be between 0 and 5 volts (why?) and finally the result is to be right justified, that is the lower 8-bits will reside in ADRESL and the higher 2 bits will reside in ADRESH. In this program, we will choose to ignore ADRESL and only deal with the 8-bit digitized value to simplify program development.
  - We chose a conversion speed of Fosc/8, therefore ADCON1 will have the value of 0x8E
  - We implemented the code such that the main functionality is to convert analogue signals into digital ones and save them into ADRESL in a continuous fashion such that we will always have updated and recent values of the potentiometer, this is the code of the main subroutine will have all other actions: CHANGE \_To\_BCD ,this subroutine is used to convert the result of the conversion into BCD values (Units , Tens , Hundreds), then display the result on the 7 segment display , Time Division Multiplexing used to display a 3-digit values(Units , Tens , Hundreds).

2. As stated above, the main subroutine is to continuously update ADRESL register with a recent digitized value of the potentiometer. The routine starts by starting the conversion process (bsf ADCONO, GO), the value of ADRESL is not read until we are sure that the conversion process has truly finished. This is done through polling the ADIF flag (remember that we have not enabled the interrupt for AD, yet the flags of interrupts are set and cleared no matter whether they were enabled or not, this is why polling is possible). When the conversion is finished, the value of ADRESL is copied into TEMP register in order to display it on the 7 segment display!

The steps should be followed for doing an A/D Conversion:




#### • Interrupt control

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion, but we have chosen to use the ADC without interrupts and use polling instead.

#### This subroutine shows the A/D Conversion Procedure.

Start conversion by setting the GO/DONE bit. Poll the AD interrupt flag ADIF (interrupts disabled) to check whether conversion has finished or not. Clear the ADC interrupts flag (required). Finally Read ADC Result found in ADRESH and/or ADRESL. Convert Result into BCD Format and display it on the 7 segments displays.



```
Main
                        ;A/D data right justified
MOVLW
          8EH
MOVWF
                        ; RAO is analogue input
          ADCON1
Banksel
          PORTA
                        ;BANK 0
MOVLW
          41H
                        ;A/D enabled
MOVWF
          ADCON0
                       ;select CLOCK is fosc/,
CALL
          DELAY
                         ;startup ADC divert
BSF
          ADCON0,GO
WAIT
                       ;Is the convert have finished?
BTFSS
         PIR1,ADIF
GOTO
         WAIT
                       ; wait for the convert finished
          PIR1, ADIF
                       ; Clear the A/D flag
bcf
Banksel
         TRISA
MOVF
         ADRESL,W
                        ;read the result of convert
Banksel PORTA
MOVWF TEMP
                        ; keep in temporary register
       CHANGE_To_BCD ; call result convert subr.
CALL
CALL
       DELAY
CALL
        DISPLAY
                          ; call display subroutine
CALL
        DELAY
GOTO
       Initial
                          ; Do it again
```

```
.****************
1
2
      ;Code Function:Select RAO as input connected to potentiometer,
3
      ;get the result of a A/D conversion ,convert the result into the BCD format
4
      ; and finally the result (the only low 8 bits) will be displayed on 7-segment displays.
5
6
      #INCLUDE<P16F877a.INC>
7
8
      TEMP
                 EQU 20H
                             ;temporary register
9
                             ;the hundred bit of convert result
      hundreds
                 EQU 21H
10
      tens
                 EQU 22H
                             ;the ten bit of convert result
                 EQU 23H
                            :the ones bit of convert result
11
      units
      ******
12
13
              ORG
                    00H
14
              NOP
15
              GOTO
                     Initial
16
      17
18
      Initial
19
                     CLRF
                           hundreds
20
                     CLRF
                            tens
21
                     CLRF
                            units
22
                     Banksel TRISA
                                                     :select bank 1
23
                                                     ;PORTA bit Number0 is INPUT
                     MOVLW 01H
24
                     MOVWF
                              TRISA
25
                     CLRF
                           TRISD
                                                   ;All of the PORTD bits are outputs
26
      27
      Main
28
                     MOVLW
                              8EH
                                            :A/D data right justified
29
                     MOVWF
                              ADCON1
                                            only select RAO as ADC PORT, the rest are data PORT
30
                     Banksel PORTA
                                             ;BANK 0
31
                     MOVLW 41H
32
                     MOVWF ADCONO
                                            ;select CLOCK is fosc/8,A/D enabled
33
                                            ;call delay program,ensure enough time to sampling
                     CALL DELAY
34
                           ADCON0,GO
                                            ;startup ADC divert
                     BSF
35
      WAIT
                                             ; is the convert have finished?
36
                     BTFSS
                              PIR1,ADIF
                                             ;wait for the convert finished
37
                     GOTO
                              WAIT
38
                     Bcf
                              PIR1, ADIF
                                             ; Clear the A/D flag
39
                     Banksel
                              TRISA
40
                     MOVF
                              ADRESL,W
                                             read the result of convert
41
                     Banksel
                              PORTA
42
                     MOVWF
                              TEMP
                                                ;keep Result in temporary register
43
                               CHANGE_To_BCD ; call result convert subroutine
                     CALL
44
                     CALL
                               DELAY
45
                               DISPLAY
                                              ;call display subroutine
                     CALL
46
                     CALL
                               DELAY
47
                     GOTO
                               Initial
                                              ;Do it again
      48
49
      CHANGE_To_BCD
50
      gen_hunds
51
                     MOVLW .100
                                               ;sub 100,result keep in W
52
                     SUBWF
                             TEMP,0
53
                     BTFSS STATUS,C
                                               judge if the result biger than 100
                             gen_tens
54
                     GOTO
                                               ;no.get the ten bit result
                     MOVWF TEMP
55
                                               ;yes,result keep in TEMP
56
                     INCF
                                               ;hundred bit add 1
                           hundreds,1
57
                     GOTO
                             gen_hunds
                                               ;continue to get hundred bit result
58
      gen_tens
59
                     MOVLW
                                              ;sub 10,result keep in W
                              .10
60
                     SUBWF TEMP,0
                     BTFSS STATUS,C
                                              judge if the result biger than 10
61
62
                     GOTO
                             gen_ones
                                              ;no,get the Entries bit result
63
                     MOVWF TEMP
                                              ;yes,result keep in TEMP
64
                     INCF
                                              ;ten bit add 1
                           tens,1
65
                     GOTO
                                             turn to continue get ten bit
                            gen_tens
```

```
66
     gen_ones
67
                 MOVF TEMP,W
                 MOVWF units
68
                                     ;the value of Entries bit
69
                 RETURN
70
    71
72
           DISPLAY
73
           MOVF hundreds,W
                                   ;display Hundreds bit
            CALL TABLE
74
            MOVWF PORTD
75
76
            BCF PORTA,3
77
            CALL DELAY
78
            CALL DELAY
79
            BSF PORTA,3
80
           MOVF tens,W
81
                                   ;display Tens bit
82
            CALL TABLE
83
            MOVWF PORTD
84
            BCF PORTA,4
85
            CALL DELAY
            CALL DELAY
86
87
            BSF PORTA,4
88
89
            MOVF units,W
                                  ;display Units bit
            CALL TABLE
90
            MOVWF PORTD
91
            BCF PORTA,5
92
93
            CALL DELAY
94
            CALL DELAY
95
            BSF PORTA,5
96
            RETURN
97
98
     .*****************
99
    TABLE
100
                 ADDWF PCL, 1
                 RETLW B'11000000'
                                           ;'0'
101
102
                 RETLW B'11111001'
                                           ;'1'
                 RETLW B'10100100'
                                           ;'2'
103
                 RETLW B'10110000'
                                           ;'3'
104
105
                 RETLW B'10011001'
                                           ;'4'
                 RETLW B'10010010'
                                           ;'5'
106
107
                 RETLW B'10000010'
                                    ;'6'
                 RETLW B'11111000'
                                           ;'7'
108
                 RETLW B'10000000'
                                           ;'8'
109
110
                 RETLW B'10010000'
                                           ;'9'
111
     112
113
    DELAY
114
           MOVLW 0xFF
115
           MOVWF TEMP
116
    L1
           DECFSZ TEMP,1
117
           GOTO L1
           RETURN
118
119
     .*****************
120
121
     END
                 ;program end
122
```

# Appendix A

# **Analog-to-Digital Conversion (ADC)**

An analog-to-digital converter, or simply ADC, is a module that is used to convert an analog signal into a digital code. In the real world, most of the signals sensed and processed by humans are analog signals. Analog-to-digital conversion is the primary means by which analog signals are converted into digital data that can be processed by Microcontroller for various purposes.

Sensors signals is an analog quantity, and digital systems often use signals to implement measurement, control, and protection functions so it is the necessary to convert the analog signal to digital information.

There's generally a lot of confusion about using the A/D inputs, but it's actually really very simple - it's just a question of Extraction the information you need out of the datasheets.

There are four main registers associated with using the analogue inputs; these are summarized in the following table:


## Main registers used for Analog-to-Digital Conversion.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
ADRESH	A/D Result Register - High Byte								
ADRESL	A/D Result Register - Low Byte								
ADCON0	ADCS1	ADCS0	CS0 CHS2 CHS1 CHS0 GO/I		GO/DONE	-	ADON		
ADCON1	ADFM	ADCS2	1	1	PCFG3	PCFG2	PCFG1	PCFG0	

- ➤ **ADCON0** and **ADCON1** are the registers that control the A/D conversation process.
- ➤ **ADRESH** and **ADRESL** are the registers that return the 10-bit result of the analogue to digital conversion, the only slightly tricky thing about them is that they are in different memory banks.

#### **RESULT FORMATTING:**

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The desired formatting is chosen by sitting the ADFM bit in the ADCON0 register.



### **ADCONO Details**

**ADON (bit 0)**, turns the A/D On (when = 1) or off (when = 0), thus saving the power it consumes.

**GO/DONE (bit 2)**, this bit has a dual function, the first is that by setting the bit it initiates the start of the analogue to digital conversion process, the second is that when the bit is automatically cleared when the conversion is complete, it can be polled to check if conversion has ended before initiating a subsequent conversion.

CHS2, CHS1 and CHS0 (bits 3 - 5), the channel selection bits, choose one channel among the available eight AD analogue channels and specify which one is to be used as an input for the AD module for digitization. Be careful that the first five channels AN0-AN4 map to pins (RA0-RA3, RA5). Further notice that AN4 uses digital pin RA5, not RA4 as you would expect. And the remaining three channels AN5-AN7 map to pins (RE0-RE2). See adjacent figure.

**ADCS1** and **ADCS0** (bits 6 - 7): A/D Conversion Clock Select bits (see **ADCS2**)

CHS2	CHS1	CHS0	Channel	Pin	
0	0	0	Channel0	RA0/AN0	
0	0	1	Channel1	RA1/AN1	
0	1	0	Channel2	RA2/AN2	
0	1	1	Channel3	RA3/AN3	
1	0	0	Channel4	RA5/AN4	
1	0	1	Channel5	REO/AN5	
1	1	0	Channel6	RE1/AN6	
1	1	1	Channel7	RE2/AN7	

## **ADCON1 Details**

**ADFM (bit 7),** the **Result Format Selection Bit**, selects if the output is Right Justified (bit set) or Left Justified (bit cleared). For full digitization precision, the whole 10 bits are to be used.

ADCS2 (bit 6), which set the clock frequency used for the analogue to digital conversion, this clock is divided down from the system clock (or can use an internal oscillator), bit 4 and bit 5 Unimplemented: Read as '0'.

ADCON1 ADCS2		CONO ::ADCSO>	A/D Conversion Clock Select bits.
0	0	0	Fosc/2
0	0	1	Fosc/8
0	1	0	F0sc/32
X	1	1	FRC (clock derived from a dedicated Internal oscillator = 500 kHz max.)
1	0	0	Fosc/4
1	0	1	Fosc/16
1	1	0	Fosc/64

PCFG3:PCFG0 (bit3:0): A/D PortConfigurationControl bits

Example

If we make

ADCON1 = 0x80,
then we have 8
analog channels,
and Vref+ =

VDD, and Vref- =

Vss.

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8 / 0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7 / 1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4 / 1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	_	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C / R = # of analog input channels / # of A/D voltage references